Introduction
Symmetric-key cryptography is used to provide data confidentiality on public communication networks such as the Internet [14] [18] . This is achieved by encrypting a plaintext message P using a symmetrickey algorithm (cipher) and a secret key K. The encrypted data (ciphertext) is then transmitted to the receiver, where it can be decrypted using the same cipher and secret key. Examples of widely-used symmetric-key ciphers are the Data Encryption Standard (DES), Triple-DES (3DES), and the Advanced Encryption Standard (AES) [1] [18] .
Symmetric-key ciphers usually have an iterated round structure, where a short sequence of operations (called a round) is repeated multiple times on the plaintext block to compute the ciphertext. The
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operations in a round are chosen to rapidly achieve cryptographic confusion and diffusion, which obscure the relationship between the plaintext and the ciphertext [18] . Commonly-used round operations include table lookups, modular addition and subtraction, logical operations, shifts and rotates, multiplication, and bit permutations. Table lookups in particular are used very frequently by the newer symmetric-key ciphers such as AES. Of the five finalist ciphers in the AES Development Effort [2], four used table lookups in their round structure.
Our previous studies [8] [9] showed that the frequent use of table lookups in ciphers causes the execution time to be dominated by the overhead instructions required for effective address computations. For example, table lookups may account for as much as 72% of the aggregate AES execution time when it is implemented using a typical RISC-like instruction set like MIPS32 [15] .
Our first contribution in this paper is the execution time analysis of five symmetric-key ciphers that use table lookups in their round structure (Section 2). We then describe how to accelerate and parallelize these table lookups by using a new ptlu instruction (Section 3). In Section 4, we compare the performance benefits of our proposal with those of other architectural techniques such as superscalar execution and wordsize scaling [11] [12] . Section 5 reviews the related past work, and Section 6 is the conclusion.
Cipher suite
The symmetric-key ciphers we consider in this study are shown in Table 1 . AES is the NIST standard for block encryption and it is included in many widelyused security protocols such as IPSec, TLS, and SSH [1] . Due to its importance, we consider AES with 128, 192, and 256-bit keys, denoted AES-128, AES-192, and AES-256 respectively. For the remaining ciphers, we only consider the typical key size. Blowfish is a symmetric-key cipher designed by Schneier [18] and it is used in many popular applications such as GPG, 
Table lookups in AES
To illustrate how table lookups are typically used in symmetric-key ciphers, we show the detailed round structure of AES in Figure 1 . The input to the i th AES round is a 128-bit block made up of four 32-bit words (labeled W3 i -W0 i in Figure 1 ). 
Execution time analysis
We use the PLX toolset [12] [17] to generate execution profiles for each cipher. For baseline performance data, we implement the ciphers in assembly using a RISC-like instruction set, which is shown in Table 2 . We call this the Base ISA. The simulator is configured to model a 32-bit in-order single-issue processor with single-cycle instructions (except for multiplication which has 3-cycle latency). We also assume a perfect memory model with singlecycle load/store instructions. Our results are summarized in Table 3 , which shows the main operations used by each cipher and the fraction of the execution time consumed by these. Table 4 summarizes the structure of the lookup tables used by the ciphers. We show the number of tables, number of entries per table, entry size, and total number of lookups used per block of encryption. Based on Table  3 and Table 4 , we make the following observations:
• All these ciphers spend the largest fraction of their execution time during Figure 1 ) can be performed in parallel, constrained only by hardware resources. 
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Figure 1: AES round
Hardware support can be used to exploit some of these properties to parallelize and accelerate the table lookups. In the next section, we describe how a new parallel table lookup instruction can be used to do this.
Hardware support for fast table lookups

ptlu instruction
We propose extending the base ISA in Table 2 with a new instruction called ptlu (for parallel table lookup). Figure 2 shows the modified datapath of a single-issue RISC processor that implements this instruction. In addition to the standard functional units ALU, shifter, and the 3-stage pipelined multiplier, there are eight small on-chip tables, labeled T0-T7. Each table has 256 entries, where each entry is at most as wide as the processor wordsize. To limit cost and power in co-designed embedded systems, it is possible to implement fewer than eight tables, or use tables that are narrower than the processor wordsize. Assuming all eight tables are implemented, the total size will be 8 kB with 32-bit-wide tables, 16 kB with 64-bit-wide tables, and 32 kB with 128-bit-wide tables.
The ptlu instruction used to access these tables has the following format with three sub-op fields:
ptlu.lookup.data.offset Rd, Rs
The 3-bit lookup field specifies the number of table lookups that will be performed in parallel. Because each table has a single read port, at most eight lookups can be performed in parallel on a processor with eight tables. If fewer than eight tables are implemented, then the number of maximum parallel lookups will be constrained by the number of tables.
The 3-bit data field specifies the size of the data read from the table(s), as 1, 2, 4, 8, or 16 bytes. For example, when data = 1, the rightmost byte of the selected table entry is read and when data = 2, the rightmost two bytes are read. In order to accommodate the result in the destination register Rd, the number of parallel lookups multiplied by the data size must be equal to or less than the processor wordsize. This can be checked by the compiler statically, or by hardware at runtime. Since data can specify up to eight different quantities, the instruction is extensible to read tables that are wider than 16 bytes. However, such wide tables were not needed for the ciphers we have studied, including many others not presented in this paper.
The 4-bit offset field specifies the location of the first byte in Rs that will be used as an index. When multiple parallel lookups are performed, the bytes adjacent and to the left of the first index are used as the next indices. Figure 3 contains two examples of the ptlu instruction. Figure 3a shows a byte substitution operation on a 32-bit processor that implements 32-bit tables. Four parallel lookups (lookup field = 4) are performed to replace each byte of Rs with another byte. Such lookups are used, for example, in AES key expansion [1] . The data field (=1) specifies that bytesized blocks are read from the tables. The offset field (=0) specifies that the rightmost byte of Rs (byte 0) is the first index (into T0), and the next three bytes are used as indices into tables T1, T2, T3 respectively. While we only show the four tables accessed by the ptlu instruction in Figure 3a , the processor may have up to eight tables. In Figure 3b , we show how ptlu can be used to perform two parallel 32-bit lookups on a 64-bit processor that implements 32-bit tables. This type of lookup is common in AES as shown in Figure 1 .
The writing of tables T0-T7 is done with the ptlw instruction, which has the following format: Similar to ptlu, the 3-bit data field specifies the size of the data to be written to the selected table. The data is read from the rightmost byte(s) of Rs2. If the tables are wider than the data size, then zeros are written on the left to complete the table entry. Finally, the 4-bit offset field selects a byte from Rs1 to be used as index into the selected table.
Optimized AES round
An optimized version of the AES round ( Figure 1 ) using ptlu instructions is shown in Figure 4 for a 128-bit processor that implements 32-bit tables. Assuming that the four AES tables (TA-TD) are mapped to the four physical tables T0-T3 respectively, four ptlu instructions are sufficient to complete all 16 lookups in an AES round. The load.16 instruction loads a whole 16-byte word into R15. The total number of instructions used per round is only 12. Without ptlu, the same round requires at least 84 instructions, most of which are overhead instructions used for effective address computations.
Another advantage of using ptlu is the elimination of cache read misses. Unlike data memory, where a load instruction can take either a single cycle (cache hit) or many cycles (cache miss), a ptlu access always takes a single cycle. This eliminates the variability in encryption or decryption latency.
Area and delay of lookup tables
For cost analysis of the lookup tables, we use CACTI 3.2, which is a tool for estimating the access time, area, and aspect ratio of memory components [5] . In a 90 nm process technology, we estimate a single 256-entry 32-bit-wide table to have an area of roughly 0.2 mm × 0.2 mm = 0.04 mm 2 , which corresponds to about 17K minimum-sized two-input NAND gates. The total area of the eight ptlu tables will range from 0.32 mm 2 if the entry size is 32 bits, to 1.04 mm 2 if the entry size is 128 bits. Even with eight 128-bit-wide tables, the total size is at most that required by 32 kB of SRAM, which is smaller than today's L1 caches.
The access time of the ptlu tables is not likely to impact the processor cycle time because each table is at most 1 to 4 kB in size, which is small and hence can be very fast. To verify this, we use Synopsys tools to perform gate-level synthesis of the functional units of the processor shown in Figure 2 , which implements the instruction set in Table 2 . In Table 5 , we compare the ALU latency to the table access time obtained from CACTI for 32-bit, 64-bit, and 128-bit processors. We assume the cycle time is determined by the ALU, and hence we do not show the latency of the shifter and the pipelined multiplier. The table access time relative to the ALU decreases as the ALU width increases. Since the table access time is always less than the singlecycle ALU latency, the ptlu/ptlw instructions will also have single-cycle latency. 
Performance
We evaluate the performance benefits of the new ptlu instruction compared to more traditional architectural techniques, such as multiple-issue execution (e.g. superscalar) and newer technology like wordsize scaling [11] [12] . We then compare these results to the speedups obtained when ptlu is added to the base instruction set. Table 6 summarizes the speedups for the ciphers when a superscalar processor is used. The second column in the table shows the cycles required per block of encryption on a single-issue basic RISC processor (with the instruction set shown in Table 2 ). The remaining columns show the speedups when the issue width and the number of memory ports are increased. In the notation n 1 /n 2 , n 1 denotes the issue width and n 2 denotes the number of memory ports.
Superscalar execution
We see that 2-way and 4-way superscalar execution with a single memory port provides significant performance improvements for all ciphers (up to Figure 4 : Optimized AES round with ptlu (128-bit processor)
1.87×). Further increasing the issue width to 8 provides only minor additional performance (up to 2.02×). We also observe that due to the memory-intensive round structures of the ciphers, the addition of a secondary memory port increases performance significantly at any issue width. 
Subword parallelism, ptlu, and wordsize scaling
Subword parallelism, which is frequently used in multimedia-oriented ISAs [13] , involves partitioning a processor's datapath into subwords, which are units smaller than a word. Multiple subwords packed in a word can then be processed simultaneously using parallel instructions. For example, a 64-bit processor can add four pairs of 16-bit subwords packed in two source registers using a single parallel add (padd) instruction.
Wordsize scaling, which was first introduced in the PLX multimedia ISA [11] [12] , allows an instruction set to be synthesized into processors with different wordsizes. By increasing the wordsize, more subwords can be packed in a word and processed in parallel without increasing the number of instructions executed. This provides higher speedups than multiple-issue techniques such as superscalar execution, and has lower implementation complexity [6] [9] [11] [12] .
To evaluate the performance impact of wordsize scaling on symmetric-key cryptography, we simulate our ciphers on 64-bit and 128-bit processors that support parallel operations on 32-bit subwords. This involves extending the base ISA in Table 2 with the following instructions: padd (parallel add), psub, psrli (parallel shift right logical immediate), pslli, protr (parallel rotate right). The padd instruction for example adds two pairs of 32-bit subwords on the 64-bit processor, and four pairs on the 128-bit processor.
Our results are summarized in Table 7 for processors with and without the ptlu instruction. On a 32-bit processor, the inclusion of ptlu provides very significant speedups for all ciphers. Here, AES shows the highest speedup, averaging 2.30×. This huge speedup, achieved on a single-issue processor with the ptlu instruction, is even 15% better than the speedup obtained on an 8-way superscalar processor (with 1 memory port, Table 6 ).
Without the ptlu instruction, wordsize scaling up to 64-bit and 128-bit words provides no performance improvement over the 32-bit words. This is mainly because table lookups cannot be efficiently parallelized when memory accesses are performed using standard load instructions, which can only read a single table entry at a time. As a result, table lookups are still implemented serially on the wider processors. While other sections of the code may sometimes be parallelized (for example effective address computations), these gains are offset by the overhead instructions used to convert between parallel and serial representations. Hence, the ciphers are essentially implemented in the same way on the 64-bit and 128-bit processors as on the 32-bit processor, i.e. without utilizing subword parallelism, hence resulting in the flat speedups shown in the columns in Table 7 labeled "w/o ptlu". In contrast, huge speedups are obtained when the ptlu instruction is used to parallelize the table lookups. With a 128-bit wordsize, speedups of 2.18× for MARS and 6.15× for AES-256 are obtained.
Past work
Inclusion of a dedicated instruction to accelerate table lookups in symmetric-key ciphers have previously been proposed in [3] , [7] , and [20] . For example, the sbox instruction in [3] can perform very fast lookups of tables located in main memory by accelerating the effective address computations. However, this solution has several restrictions; for example: (1) only 32-bit words can be read from a table, (2) each table must be aligned to 1024-byte boundaries, and (3) only one table is read by each sbox instruction. Furthermore, cache misses are still possible since tables are stored in main memory. In contrast, the ptlu instruction proposed in this paper can read variable-size data from a table entry, has no alignment restrictions, and can perform parallel reads from multiple tables. Also, cache misses are completely eliminated since dedicated on-chip tables are used.
The CryptoManiac processor [20] includes four 1 kB caches on the processor chip, which can be accessed with an sbox instruction. This differs from our ptlu proposal because only a single cache can be read with each sbox instruction rather than multiple caches in parallel. To read all four caches simultaneously, multiple-issue techniques such as 4-way VLIW is needed in CryptoManiac. In contrast, we allow up to eight tables to be read in parallel on a single-issue processor using a single ptlu instruction.
We defined an earlier version of the ptlu instruction in our previous work on the PAX cryptographic processor [7] [16] . Compared to this, the new ptlu instruction presented in this paper is more versatile. For example, the previous ptlu instruction always required tables as wide as the processor wordsize, whereas our new proposal allows implementing narrower tables. Second, the ptlu instruction in PAX was used to select one of the eight on-chip tables and perform up to four simultaneous lookups from it. This requires using SRAM cells with four read ports, which increases the table area and also the access time. In contrast, the new ptlu instruction requires only singleported standard SRAM cells. Using CACTI [5], we estimate that the new implementation requires less than 20% of the table area of PAX in [7] , and is 14% faster in terms of access time.
Conclusions
The first contribution of this paper is the workload characterization of five widely-used symmetric-key ciphers that rely heavily on table lookups in their round structures. Our simulations indicate that all of these ciphers spend the largest fraction of their execution time during table lookups (up to 72% for AES).
Second, we describe a new ptlu instruction to accelerate and parallelize these table lookup. The area cost of this instruction is no greater than today's L1 caches (and likely to be smaller) and its latency is less than that of an ALU. Hence, it can be executed in a single cycle, with no cycle time impact to the base processor.
Our third contribution is to demonstrate that while wordsize scaling using standard load instructions is not very useful for symmetric-key ciphers, its effectiveness increases significantly if the ptlu instruction is added to the ISA. For example, the speedup obtained with ptlu for AES-256 increased from 2.32× on the 32-bit processor, to 6.15× on the 128-bit processor. Overall, we showed that the performance benefits of using ptlu together with wordsize scaling is far higher than increasing the number of instructions executed per cycle (IPC scaling) in superscalar or VLIW execution.
